We present a process outline for a new, one mask version of our Single Crystal Silicon Reactive Etch and Metal (SCREAM) process which we called SCREAM
INTRODUCTION
In semiconductor micromechanics, there are two major fields of research: surface micromachining and bulk-micromachining. In surface micromachining, the silicon substrate is used as a foundation and alternating layers of polysilicon and oxide (Si02 ) are deposited on top; when done, the oxide is removed and the remaining polysilicon is then used as the mechanical structure. In bulk micromachining, the silicon substrate is etched and sculpted to leave the structure. This has typically been done using wet chemistry. This paper discusses the use of bulk micromachining using plasma and reactive ion etch processes.
Initial research into surface micromachining (SM) showed the viability of the micromechanics technology [l-33. Moving motors, gears, accelerometers and uncounted structures have been fabricated and tested 11-31. Surface micromachining relies on chemical vapor deposition (CVD) to form the alternating layers of oxide and polysilicon. Significant freedom in device design is allowed using this technology. However, there are limits on f i l m thickness; CVD silicon is usually limited to layers no thicker than 1-2 pm because of residual stress in the films. A large variety of layers can be combined to form very complicated structures, but each layer is limited in thickness. In addition, the wet chemistry needed to remove the interleaved oxide layers usually requires many hours of etching and, once released, the structures can often reattach or stick to the substrate. The structures are inherently made of a poly-crystal silicon with inferior electronic properties to single crystal silicon (SCS). These difEculties have not limited the vast practical applications and commercialization of this technology.
Bulk micromachining of SCS originated through work with KOH anisotropic wet chemical etches 141. The chemistry etches 10-times faster in certain crystallographic planes of silicon C5-73.
The structural shapes can be controlled by use of photolithography and by heavy implantation of boron (which acts as an etch stop) [6] . It is a difficult etch to control and is used primarily for through-wafer etches. It is not an applicable submicron structure definition, because wet chemistry is very difficult to control on that scale.
Today, bulk micromachining using wet chemistry has been successfully applied to commercial accelerometers and pressure sensors.
The SCREAM process is a dry bulk micromachining process [8,91. The SCREAM and SCREAM I process use Reactive Ion Etching (RIE) to both define and release the structures. SCREAM requires two masks to define the structural elements and the metal contacts. The work was remarkable in that it defined small structures of SCS, was easy to implement and was generally low temperature. The work described in this paper, SCREAM I, is developed from this process. The work described here extends the structural depth to 210-20 pm,
Step Number We now look at the process step-by-step. Throughout the description refer to Fig. 1 for the process cross-section and to table I for the process outline.
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Step 1: Deposit Mask Oxide. We commence with a clean silicon wafer, on which we deposit a layer of oxide. This layer will serve as a mask throughout the remainder of the steps. Used is a standard PECVD process because of its high deposition rate and low deposition temperature.
Step 2: Photolithography. Next, resist is spun, exposed and developed. Standard optical photolithographic resist and techniques are used.
Step 3: Pattern Transfer. The pattern is transferred from the resist to the mask oxide using CHF3 Magnetron Ion Etching (MIE).
Step 4: Resist Strip. An 02 plasma etch is used.
Step 5: Deep Silicon Etch. The mask-oxide is then used to transfer the pattern into the silicon. A deep vertical (anisotropic) BC13Kl2 RIE is required. Depending on the choice of structure height, the trench may be h m 4-20 p deep.
Step 6: Sidewall Oxide Deposition. Next, a conformal layer of PECVD oxide is applied. The oxide will serve as protection for the sidewall during release and is 0.3 pn thick.
In preparation for the release step, the object is to cover the silicon beamdstructures with a top and side covering. After the last step, we have an oxide layer on the top, the sides and the trench bottom; we need to remove the oxide h m the trench bottom.
Step 7: Clear Floor Oxide. We use an anisotropic CF& RIE at 10 mT. This etch will remove 0.3 pm of oxide from the mesa top and from the trench bottom, but will leave the sidewall oxide undisturbed. This leaves the structures with the required mesa top and sidewall oxide, and with the trench bottom film-& silicon.
Step 8: Deep Silicon Etch #2. As a final preparation step before the release, we use a deep silicon RIE to etch down 3-5 p below the lower edge of the sidewall oxide. This etch exposes 3-5 pm of silicon underneath, on each side of the beams. This exposed silicon under the beams is what we w i l l remove during the release.
Step 9: Isotropic Release Etch. The release is done with an isotropic SF6 etch at 90 mT. This RIE etches the silicon out h m under the beams; thus, releasing them. The SF6 etch has high selectivity to oxide-allowing us to etch several microns of silicon without appreciably affecting the protective oxide coating. The beams are held cantilevered in the air over the deep silicon trench-much like a bridge cantilevered over a river.
The released structure has a core of SCS and a conformal oxide coating surrounding it. The structural elements are cantilevered at the corners and are free-floating in the center. To activate the structure (that is, to measure its motion, or to drive it into motion) we need a metal layer.
Step 10: Metal Sputter Deposition. As a final step, we sputter deposit an aluminum layer. The structures are now complete and simply need to be wire-bonded to activate them. It may be desirable, depending on the application, to add a thin passivation oxide (100-200 nm) to prevent shorting between moving structures.
SCREAM I : MASK DESIGN RULES
To design a single-mask MEM device with the SCREAM I process, some recommendations should be followed.
We are limited to a single-layer of metal.
The simplified nature of the process described here only allows one level of metal. Though, process outlines have been written for multi-level metal design (and are patent pending.) We have Step 9: Isotropic Release Etch Figure 1 SCREAM I process outline. Cross-section of a typical beam made using the Scream I process. These figures show a beam and its associated parallel plate capacitor. The released beam is fkee to move left-right while the plate on the right is static and can be used to measure the motion of the beam. Note that a thin (100 nm) passivation oxide is not shown.
found that, for the majority of our designs, a single level is suflicient.
Every electrically complete set of interconnects, contact pads, and capacitive plates must be surrounded by a trench. This trench serves a dual purpose. It electrically isolates the individual conductors; and, because of the selfaligned nature of the process, automatically patterns the metal.
Released beams should be narrow, interconnects should not. Beams destined for release should typically be 1 p wide, and less than a maximum of 3-5 p. Inter-connects are typically not meant to move and should be wider than 5 p.
In Fig. 2 , there is a top view of a mask design for a simple single-beam cantilevered MEM device. There are three contact pads, associated interconnects and capacitive sidewall plates. Note that there is a trench around each of the three isolated interconnect sets.
In Fig. 3 , the cross-section for one of the interconnects is illustrated (in particular, the cross-section marked AA' in Fig. 2 .) The Scream I process has automatically defined the metallization 4lr i t h o U t the need for photolithography-normally required to trim back the metal and define the interconnects. Here, that trimming is not necessary. 'l%e oxide layer, under the metal, isolates the metal from the substrate; and the overhanging oxide prevents the sputtered metal from contacting with the substrate. 
SCREAM I RESULTS Q DISCUSSION
The structural elements we have defined are several microns tall (4-20 pm), have approximately vertical sides and have a thin (0.3 p) layer of metal covering the top and sides of the structures. The oxide layer between the metal and substrate serves as an insulating dielectric and we can apply voltages up to 80 volts without metal-to-substrate oxide failure.
We use metal, sputtered down the sidewall of parallel beams, to act as the parallel plates of a capacitor. When two beams are placed in close proximity we can measure the capacitance; and since capacitance is a function of distance, we can capacitively measure the distance between them. Hence, we can measure the movement of beams, and from that measure the movement of large released structures. The sidewall capacitors can be made 10-20 p tall, with 1-2 p of interplate spacing and several thousand microns of length; thus, large capacitance's can be measured. We have built structures with interbeam capacitance's up to =3 pF.
We use a 10 inch diameter metal target for sputter deposition to deposit the sidewall metal for these capacitor plates. Due to the nature of the metal sputter deposition, the metal is deposited from a large (non-point) source. Sputter deposition is semiconformal and will laterally deposit on the sidewalls, but will not deposit underneath the beams-on the exposed underside silicon of the structures (see Fig. 1,  step 10) . Thus, we find that the metal hangs down the bottom edge of the beams-as a 
CONCLUSION
We have presented a silicon process for fabricating SCS MEM devices. The process uses a single-mask to define all components of the device. The process is low-temperature, selfaligned and relies on industry standard fabrication tools.
The SCREAM I process can be added to VLSI IC processes without major modification because of its low temperature requirements, simple design rules and short process times.
Figure 3 Cross-section of an interconnect In particular, this cross-section is defined in Fig. 2 by the line AA'. An interconnect is a "wire" of metal that electrically interconnects two components. In this picture the interconnect is the metal on the mushroom shaped object in the center of the picture. The grey layer on the top is the sputter deposited metal; while the white layer under the metal is an insulating layer of silicon dioxide.
One of the benefits of this process is the ability to define all the electrical components with a single mask. Normally, after every metal deposition, a photolithography step is necessary to etch back the metal and define the interconnects. Here the etch-back is not necessary, the metal runners are selfaligned and self-defined. The devices have been metallized. Please note the vertical sidewalls and the aspect ratio. In these structures, the core silicon beam is =0.8 p wide and is coated with 0.3 p.n of oxide and 0.3 p of aluminum. The structures are =6 pm tall.
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